JAN 1 3 2006 PATENT

N THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re U.S. Patent No. 6,897,531 B2)	Serial No. 10/617,737
Inventor(s): Takashi OHSAWA)	Filed: July 14, 2003
Issue Date: May 24, 2005)	Attorney Docket No. 002372.00045

For: SEMICONDUCTOR MEMORY DEVICE

REQUEST FOR CERTIFICATE OF CORRECTION

U.S. Patent and Trademark Office Customer Service Window Randolph Building, Mail Stop: Certificate of Correction Branch 401 Dulany Street Alexandria, VA 22314

Certificate
JAN 1 9 2006

of Correction

Sir:

Pursuant to 35 U.S.C. § 254 and 37 C.F.R. § 1.322, this is a request for the issuance of a Certificate of Correction in the above-identified patent. Two (2) copies of PTO Form 1050 are appended:

The complete Certificate of Correction involves one page.

The mistakes identified in the appended Form occurred through no fault of the Applicant, as clearly disclosed by the records of the application, which matured into this patent. Enclosed for your convenience is the relevant portion of the Amendment filed November 15, 2004.

Issuance of the Certificate of Correction containing the corrections is respectfully requested. Since these changes are necessitated through no fault of the Applicant, no fee is believed to be associated with this request. Nonetheless, should the Patent and Trademark Office determine that a fee is required, please charge our Deposit Account No. 19-0733.

Respectfully submitted,

BANNER & WITCOFF, LTD.

Dated: January 13, 2006

1001 G Street, N.W. (11th Fl.) Washington, D.C. 20001 (202) 824-3000 Gary D. Fedorochko Registration No. 35,509

UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO.:

6,897,531 B2

DATED:

May 24, 2005

INVENTOR(S):

Takashi OHSAWA

It is certified that errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In Column 16, Claim 1, Line 63:
Please replace "ton" with --top--

In Column 17, Claim 2, Line 29:
Please replace "sates" with --gates--

Mailing Address of Sender:

Banner & Witcoff, Ltd. 11th Floor 1001 G Street, N.W. Washington, DC 20001-4597 U.S. PAT. NO 6,897,531

No. of add'l copies @ \$0.50 per page

FORM PTO 1050 (Rev.2-93)

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.:

6,897,531 132

DATED:

May 24, 2005

INVENTOR(S):

Takashi OHSAWA

It is certified that errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In Column 16, Claim 1, Line 63: Please replace "ton" with --top--

In Column 17, Claim 2, Line 29:
Please replace "sates" with --gates--

Mailing Address of Sender:

Banner & Witcoff, Ltd. 11th Floor 1001 G Street, N.W. Washington, DC 20001-4597 U.S. PAT. NO 6,897,531

No. of add'l copies @ \$0.50 per page

FORM PTO 1050 (Rev.2-93)

·	
PATENT ☐ DESIGN B&W Ref. OO?	2372 . 00045 Date: 11-15-04
HAND CARRY Group/Section	Bldg Rm
Serial/Patent No.: (D/617737	Atty/Sec: GDF1ab
Inventor: OFSAUA	Client: KUDIO
Title:	
)
The following has been received in the U.S. Patent and Tradema	ark Office on the date stamped hereon:
total pp Spec., including: # of Claims	☐ Request for Corrected: ☐ Filing Receipt ☐ Assignment
# of independent claims	Response to Restriction/Election Requirement
☐ Application Data Sheet (ADS): ☐ Initial ☐ Supplemental	☐ Sequence Listing: ☐ Diskette ☐ Paper pages
☐ Drawings: ☐ Formal ☐ Informal	Amendment Response : OA 4-7-04
# of distinct sheets Figs:	Petition for Extension of Time until
☐ Nonpublication Request	RCE w/Ext of Time : OA dtd
☐ Declaration/Power of Attorney: ☐ Executed ☐ Unexecuted	Request for Approval of Drawing Changes
Assignment w/PTO Cover Sheet	Notice of Appeal & Fee
☐ IDS w/PTO 1449 ☐ References ☐ w/Fee	☐ Brief: ☐ Appeal & Fee ☐ Reply ☐ Request for Oral Hearing
Preliminary Amendment	☐ Issue Fee ☐ Pub. Fee ☐ Adv. Pat. Copies #ofered
Priority Claim: (Foreign or U.S. Provisional) B&W#	Notice of Allowance did
Country Appl. # Date	Amendment under 37 CFR 1.312
□ w/Foreign Priority Document(s)	Request for Certificate of Correction
☐ Application: ☐ CIP ☐ Continuation ☐ Divisional	☐ Transmittal ☐ Fee Transmittal w/Auth. to Charge Deposit Acct.
Parent SN: B&W#	☐ Certificate of Mailing
U.S. Provisional pp Spec/Claims; Cover Sheet	☐ Check No for \$
Response to Missing Parts/Requirements dtd	
Response to Notice to File Corrected Appln. Papers dtd	
Request for Expedited Foreign Filing License	
	DEW Day MINA

<u>-</u>--

Appln. No.: 10/617,737

Amendment dated November 15, 2004 Reply to Office Action of September 7, 2004

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Atty. Docket No.:

002372.00045

Takashi OHSAWA

Serial No.:

10/617,737

Group Art Unit:

2815

Filed:

July 14, 2003

Examiner:

Wilson, A.

For:

SEMICONDUCTOR MEMORY DEVICE

Confirmation No.:

3632

AMENDMENT

U.S. Patent and Trademark Office 220 20th Street S. Customer Window, Mail Stop Amendment Crystal Plaza Two, Lobby, Room 1B03 Arlington, VA 22202

Sir:

In response to the Office Action mailed September 7, 2004, please amend the instant application as follows:

Amendments to the Claims are reflected in the Listing of Claims, which begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

An Appendix including amended drawing figures is attached following page 7 of this paper.

Appln. No.: 10/617,737

Amendment dated November 15, 2004

Reply to Office Action of September 7, 2004

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claims 1-5 (canceled)

Claim 6 (currently amended): A The semiconductor memory device according to claim 4,

having full depletion type MISFETs to constitute memory cells on a semiconductor substrate via

an insulating film, each of the MISFETs comprising:

a semiconductor layer formed on the insulating film;

a source region formed in the semiconductor layer;

a drain region formed apart from the source region in the semiconductor layer, the

semiconductor layer between the source region and the drain region serving as a channel body in

a floating state;

a main gate formed on a first side of the channel body to form a channel in the channel

body; and

an auxiliary gate formed on a second side of the channel body, the second side being

opposite to the first side, a portion of the second side of the channel body being capable of

accumulating majority carriers under conditions in which the channel body is fully depleted by

an electric field from the main gate and an electric field is applied to the channel body from the

auxiliary gate,

wherein the MISFET has a first data state in which the majority carriers are accumulated

in the portion of the second side of the channel body and a second data state in which the

majority carriers accumulated in the portion of the second side of the channel body are emitted,

wherein the MISFETs are arranged in the form of a matrix to constitute a cell array, the

drain regions are connected to bit lines, the main gates constitute word lines intersecting the bit

lines, the source regions are connected to a fixed potential line and the auxiliary gate is formed as

a common electrode shared among the memory cells,

Page 2 of 7

wherein the auxiliary gate is an impurity doping layer buried between the semiconductor substrate and the insulating film.

Claim 7 (canceled)

Claim 8 (currently amended): <u>A The</u> semiconductor memory device according to claim 1, having full depletion type MISFETs to constitute memory cells on a semiconductor substrate via an insulating film, each of the MISFETs comprising:

a semiconductor layer formed on the insulating film;

a source region formed in the semiconductor layer;

a drain region formed apart from the source region in the semiconductor layer, the semiconductor layer between the source region and the drain region serving as a channel body in a floating state;

a main gate formed on a first side of the channel body to form a channel in the channel body; and

an auxiliary gate formed on a second side of the channel body, the second side being opposite to the first side, a portion of the second side of the channel body being capable of accumulating majority carriers under conditions in which the channel body is fully depleted by an electric field from the main gate and an electric field is applied to the channel body from the auxiliary gate,

wherein the MISFET has a first data state in which the majority carriers are accumulated in the portion of the second side of the channel body and a second data state in which the majority carriers accumulated in the portion of the second side of the channel body are emitted,

wherein the MISFETs are arranged in the form of a matrix to constitute a cell array, the drain regions are connected to bit lines, the maintenance constitute word lines intersecting the bit lines, the source regions are connected to a fixed potential line and the auxiliary gate is formed as a common electrode shared among the memory cells, and